APR 3 0 2004

Atty. Dkt. No. 045054-0158

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Hitoshi IRINO

Title:

SEMICONDUCTOR PROTECTION ELEMENT, SEMICONDUCTOR

DEVICE AND METHOD FOR MANUFACTURING SAME

Appl. No.:

10/796,999

Filing Date:

03/11/2004

Examiner:

Unassigned

Art Unit:

Unassigned

TRANSMITTAL OF FORMAL DRAWINGS

Commissioner for Patents PO Box 1450 Alexandria, Virginia 22313-1450

ATTENTION: DRAWING REVIEW BRANCH

Sir:

Transmitted herewith are the formal drawings (16 sheets, Figures 1-2, 3A-3B, 4A-4B, 5-28, 29A-29B) for the above-identified application. The Official Draftsperson is respectfully requested to approve these drawings for entry into the application.

Respectfully submitted,

David A. Blumenthal

Attorney for Applicant

Registration No. 26,257

Thomas D. Belodan 43438

Date: April 30, 2004

FOLEY & LARDNER LLP Customer Number: 22428 Telephone: (202) 672-5407

Facsimile:

(202) 672-5399

Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999



FIG.1





FIG.2



Title: SEMICONDUCTOR PROTECTION ELEMENT, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
Inventor(s): Hitoshi IRINO

Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.3A (PRIOR ART)





FIG.3B



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.4A





FIG.4B



SAME Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.5





FIG.6



Title: SEMICONDUCTOR PROTECTION ELEMENT, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME Inventor(s): Hitoshi IRINO

Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.7





FIG.8



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.9





FIG.10



Title: SEMICONDUCTOR PROTECTION ELEMENT, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

FIG.11





FIG.12



SAME Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.13





FIG.14



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.15




FIG.16




FIG.17





FIG.18

20; semiconductor element



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.19

120; semiconductor device




FIG.20

$\underline{30}$; semiconductor element




FIG.21

130; semiconductor device





FIG.22

40; semiconductor element



> Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.23

140; semiconductor device





FIG.24

<u>50</u>; semiconductor element



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.25

150; semiconductor device





FIG.26 (PRIOR ART)

200; semiconductor device



Inventor(s): Hitoshi IRINO Appl. No.: 10/796,999

FIG.27 (PRIOR ART)

210; semiconductor device




FIG.28 (PRIOR ART)

220; semiconductor device




FIG.29A (PRIOR ART)




FIG.29B(PRIOR ART)

